Abstract-In power and energy applications, implementing a large number of phase-locked loops (PLLs) involves using transfer delays. These delays are employed for different control and filtering purposes, such as creating a fictitious orthogonal signal (which is required for the frame transformation in single-phase PLLs) and filtering harmonics, dc offset, and other disturbances. Depending on the application in hand and the expected variation range of the grid frequency, the length of these delays may be variable or fixed. Roughly speaking, the variable-length delays are often preferred for applications where large frequency drifts are anticipated and a high accuracy is required. To the best of authors' knowledge, the small-signal modeling of a variable-length delay-based PLL has not yet been conducted. The main aim of this paper is to cover this gap. The tuning procedure and analysis of these PLLs are also presented. As design examples, some well-known single-phase and three-phase PLLs are considered.
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I. INTRODUCTION
T RANSFER delay is highly popular for creating a fictitious orthogonal signal in single-phase phase-locked loops (PLLs) [1] - [5] . This signal is needed for the frame transformation. For this purpose, the single-phase signal is delayed by a quarter cycle 1 to create 90 • phase shift. A PLL with such orthogonal signal generator (OSG) is often referred to as the transfer delayed-based PLL (TD-PLL). A review of different TD-PLLs can be found in [11] .
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Digital Object Identifier 10.1109/TPEL.2017.2785281 1 Creating a fictitious orthogonal signal using a delay length less than a quarter cycle is also possible [6] - [10] . But, it may reduce the PLL high-frequency noise immunity, and therefore, it should be used carefully under a noisy environment.
for enhancing the PLL filtering capability under adverse grid conditions. One of the most popular FIR filters in the PLL applications is the delayed signal cancellation (DSC) operator [12] , [13] , mainly because it offers a high customizability 2 to deal with different grid scenarios. Notice that this operator may be used as a prefilter before the PLL input or as an in-loop filter inside its control loop [14] - [21] . The former type (here referred to as the αβ-frame DSC (αβDSC) operator) is often preferred as it leads to a faster dynamic behavior.
A delay-based OSG and αβDSC operators are both highly sensitive to the grid frequency variations and may not operate effectively in this condition [11] , [22] . To deal with this problem, two approaches may be used. The first approach is keeping the length of their delays fixed and using some simple compensators in the PLL output for correcting errors [5] , [21] . Roughly speaking, this method offers a great simplicity, but it is efficient only for applications where the grid frequency deviation from its nominal value is not very large. The second approach is adjusting the length of delay(s) using an estimation of the grid frequency, which may be provided by a frequency feedback loop from the PLL output [1] , [2] , [16] , [17] or through a parallel frequency detector [14] , [15] , [18] . This method works effectively even for large frequency drifts, but increases the PLL implementation complexity and modeling.
Developing the small-signal model for a PLL is highly beneficial, as it makes its dynamics assessment and tuning procedure easy yet effective. For the single-phase and three-phase fixedlength delay-based PLLs, the small-signal modeling procedures have already been described in [5] and [21] , respectively. However, to the best of authors' knowledge, the modeling of variablelength delay-based PLLs has not yet been conducted. Covering this gap is the main objective of this paper.
II. MODELING, ANALYSIS, AND TUNING OF A VARIABLE-LENGTH TD-PLL (VLTD-PLL)
A. Description and Modeling Fig. 1(a) shows the block diagram of a VLTD-PLL, in whicĥ ω g andθ are estimations of the grid voltage angular frequency and phase angle, respectively, and ω n is the nominal frequency. k i and k p denote the integral and proportional gains of the loop 2 Depending on the grid distortion pattern, a particular number of DSC operators with different delay lengths can be cascaded.
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See http://www.ieee.org/publications standards/publications/rights/index.html for more information. controller, which is a proportional-integral (PI) regulator, and τ is the time constant of the low-pass filter (LPF) used in the frequency feedback loop. This PLL uses a quarter cycle delay for creating a fictitious orthogonal signal, i.e., v β . The length of this delay is variable and it is adjusted using an estimation of the grid voltage period, which is calculated using the frequency detected by the PLL. In what follows, the modeling procedure of this PLL is shown. Assume that the input signal of the VLTD-PLL is as
where θ, V , ω g , and ϕ denote its phase angle, amplitude, angular frequency, and initial phase angle, respectively. In this case, the orthogonal signal v β can be expressed as
whereT = 2π/ω g is an estimation of the grid voltage period. Using (1) and (2), the signal v q (the PI regulator input signal) in Fig. 1(a) can be obtained as
Applying trigonometry identities to the aforementioned equation results in
By defining ω g = ω n + Δω g andω g = ω n + Δω g , the nonlinear term ω gT /4 in the aforementioned equation can be expressed as
Replacing the highlighted term in the aforementioned equation by the first two terms of its Taylor series expansion about zero results in
Substituting the nonlinear term ω gT /4 in (4) by its linear approximation, i.e., (6), yields
Assuming that Δω g ≈ Δω g , the double-frequency terms (highlighted terms) in (7) cancel each other. In this case, by defining θ = θ n + Δθ andθ = θ n + Δθ, where θ n = ω n dt, and assuming that Δθ ≈ Δθ, (7) can be approximated by
Applying the Laplace transform to (8) results in
(9) Using (9), the model depicted in Fig. 1(b) can be derived.
B. Tuning and Stability Analysis
Based on Fig. 1(b) , the closed-loop transfer function of the VLTD-PLL can be determined as
Selecting τ = k p /k i leads to a pole-zero cancelation and simplifies the aforementioned equation as
where ω n and ζ represent the natural frequency and the damping factor of the closed-loop poles, respectively. Using this transfer function, the tuning procedure can be easily conducted.
For tuning the control parameters, appropriate values for ω n and ζ should first be selected. Effects of these two parameters on the PLL dynamics have been well discussed in the literature [23] . In summary, ζ dictates the damping of dynamic response and ω n is the major factor in determining the bandwidth, and consequently, the speed of dynamic response and noise immunity. Here, ζ = 0.707, which is an optimum damping factor, 3 and ω n = 2π20 rad/s are chosen. Based on these selected values and the relation of ζ and ω n with k p and k i [see (11) ], the control parameters can be calculated as
Notice that V = 1 p.u. is assumed.
For the stability analysis, the Routh-Hurwitz criterion is applied to the characteristic polynomial of (11) . The result is as follows:
C. Model Accuracy Assessment
As the tuning and stability analysis of the VLTD-PLL was based on its small-signal model, a model accuracy evaluation needs to be performed. For this purpose, the performance of the VLTD-PLL and its model in response to two tests (a phase jump test and a frequency jump test) are compared. The results of these tests, which are conducted in the MATLAB/Simulink environment, can be observed in Fig. 2 . These results demonstrate that the model derived for the VLTD-PLL can predict its average behavior accurately and, consequently, is trustable for its dynamics assessment.
It is worth mentioning here that there are some doublefrequency oscillations in the transient response of the VLTD-PLL that the model cannot predict. This is because of neglecting the double-frequency terms in (7) during the modeling procedure. Taking into account these terms results in a more accurate model (particularly for the stability analysis when the PLL bandwidth is high), and is going to be presented in a future work.
D. Performance Evaluation
In this section, the performance of the VLTD-PLL is evaluated using some dSPACE-based experimental results. The PLL input signal, for the sake of convenience, is generated using the dSPACE. The VLTD-PLL control parameters can be found in (12) . The sampling and nominal frequencies are set to 8 kHz and 50 Hz, respectively. A linear interpolation method is used when a fractional delay approximation is required. Such situation happens when the grid frequency deviates from its nominal value and the delay length (which is a quarter cycle) is not divisible by the sampling period.
As a reference for comparison, a very recently designed PLL, referred to as the adaptive TD-PLL (ATD-PLL) [3] is considered. The ATD-PLL block diagram is shown in Fig. 3 (a) and its small-signal model can be observed in Fig. 3 (b) [3] . The ATD-PLL uses a fixed-length quarter cycle delay for generating the 3 If a more damped dynamic response is preferred, ζ = 1 may be selected. quadrature signal and a nonlinear frequency feedback system to correct the quadrature signal errors under frequency drifts. Notice that the ATD-PLL considers the PI controller integrator output as the estimated frequency.
Using Fig. 3(b) , the closed-loop transfer function of the ATD-PLL can be obtained as
This transfer function is the same as (11) . It means that the VLTD-PLL and ATD-PLL are equivalent, at least from a smallsignal perspective. Consequently, to have a fair comparison, the proportional and integral gains of the ATD-PLL should be the same as those of the VLTD-PLL. Notice that (11) is obtained by arranging a pole-zero cancellation in the original closedloop transfer function of the VLTD-PLL [i.e., (10)]. Therefore, the equivalence of the VLTD-PLL and ATD-PLL is valid as long as the pole-zero cancellation is considered. It should be emphasized here that this pole-zero cancellation is an optimum choice in the tuning procedure of the VLTD-PLL. Fig. 4(a) compares the VLTD-PLL and ATD-PLL performance in response to a 60
• phase-angle jump, and Fig. 4 (b) evaluates their performance under a harmonically distorted (5% third harmonic, 4% fifth harmonic, 5% seventh harmonic, and 3% ninth harmonic) and frequency-varying environment. As expected, both PLLs demonstrate practically identical results (a settling time around two cycles of the nominal frequency during transients and a rather acceptable harmonic filtering capability), which means they are equivalent systems. This equivalence and more straightforward implementation of the ATD-PLL (which is because of its fixed-length delay) suggest that the ATD-PLL is a better option than the VLTD-PLL.
III. MODELING, ANALYSIS, AND TUNING OF ADAPTIVE αβDSC OPERATOR-BASED PLLS

A. Simple Case
In this section, the modeling procedure of a three-phase PLL with an adaptive αβDSC operator-based prefiltering stage (briefly referred to as the αβDSC-PLL) is presented. This procedure is extended to the more advanced versions of this PLL later. It should be emphasized here that the αβDSC-PLL is the simplest possible form of advanced PLLs developed in [14] and [17] . Fig. 5(a) shows the block diagram of the αβDSC-PLL, which consists of an αβDSC operator with variable-length delays and a conventional synchronous reference frame PLL (SRF-PLL). The operator is responsible to reject some disturbances and extract the grid voltage fundamental component. The length of delays of the operator, which is adjusted using the estimated period, is 1/n cycle, where n is referred to as the delay factor. The rotation matrix R(θ r ) in the operator is expressed as
where θ r = 2π/n. Assume that the three-phase input signals of the αβDSC-PLL are as
In the αβ-frame, these signals are corresponding to
Using (15), (17), and Fig. 5(a) , the output signals of the αβDSC operator can be expressed aŝ
whereT = 2π/ω g , as shown in Fig. 5(a) , is an estimation of the grid voltage period.
Using (18), (19) , and Fig. 5(a) , the signal v q (the PI controller input signal) can be obtained as
By following the same procedure described in Section II-A, it can be shown that the nonlinear term ω gT /n in (20) can be approximated by
Substituting (21) into (20) and considering the definitions θ = θ n + Δθ andθ = θ n + Δθ yield
Approximating sine terms by their arguments results in
(23) Applying the Laplace transform to (23) gives
Based on the aforementioned equation, the αβDSC-PLL model can be derived as shown in Fig. 5(b) . Notice that, because of the amplitude normalization, the amplitude V does not appear in the model.
B. Advanced Case: Cascaded Delayed Signal Cancellation PLL (CDSC-PLL)
1) Description and Modeling: Fig. 6(a) illustrates the block diagram of an advanced three-phase PLL, referred to as the CDSC-PLL [16] , [17] . This PLL uses five cascaded αβDSC operators with the delay length of 1/2, 1/4, 1/8, 1/16, and 1/32 cycle. Notice that this combination of operators can remove the dc component and almost all harmonics 4 in the SRF-PLL input. Notice also that the length of the delays of the operators is adjusted using a frequency feedback loop. It should be emphasized here that the original CDSC-PLL [16] , [17] uses a first-order LPF in its frequency feedback loop. Here, it is replaced by a lag compensator, as it provides a higher design flexibility.
In Section III-A, the modeling procedure of a simple version of the CDSC-PLL was described. Based on that procedure, the model shown in Fig. 6(b) can be derived for the CDSC-PLL. By applying the block diagram algebra to Fig. 6(b), Fig. 6(c 
where L(s) = 
L(s)H(s)
By selecting τ 2 = k p /k i , a pole-zero cancellation is achieved and (28) can be simplified as 
Now, by selecting appropriate values for the natural frequency ω n and the damping factor ζ, the control parameters k p and k i are determined. Notice that the αβDSC operators in the SRF-PLL input completely remove the dc component and all harmonics (except for some high-order harmonics, i.e., those of order −31, +33, −63, +65, ...). Therefore, in selecting the natural frequency, there is no need to be worried about these disturbances. Indeed, selecting this parameter should be mainly based on a tradeoff decision between high-frequency noise immunity and transient behavior [21] , [22] . The presence of interharmonics in the grid voltage is another factor that may need to be considered in designing this parameter in some applications. Here, ζ = 1 and ω n = 2π35 are chosen, which results in the following parameters:
For the stability analysis, the Routh-Hurwitz stability test should be applied to the characteristic polynomial of the closedloop transfer function (26). The presence of H(s) [see (25)] in this polynomial, however, makes it very complicated. Therefore, the characteristic polynomial of the reduced-order closed-loop transfer function (29) is considered and the Routh-Hurwitz criterion is applied to it, which gives the small-signal stability condition as
3) Model Accuracy Assessment: Fig. 6(c) , as mentioned before, is mathematically equivalent to Fig. 6(b) , and is regarded as the original model of the CDSC-PLL here. For the stability analysis and tuning procedure, however, a reduced-order model, which is obtained by replacing H(s) in the original model [see Fig. 6(c) ] by its first-order counterpart [see (36)], was used. In this section, the accuracy of both the original model and reduced-order model in predicting the dynamics of the CDSC-PLL is evaluated under phase and frequency jump tests. These tests are conducted in the MATLAB/Simulink environment with a sampling frequency of 8 kHz, and their results can be observed in Fig. 7 . It is observed that both the original and reduced-order models demonstrate a good accuracy. Fig. 8(a) illustrates the block diagram of the GDSC-PLL [14] , which is an advanced threephase PLL. This structure includes two chains of αβDSC operators and two SRF-PLLs. Each chain includes five cascaded operators with delay lengths of 1/2, 1/4, 1/8, 1/16, and 1/32 cycle. Their only difference is that the first chain is nonadaptive (its operators use fixed-length delays) while the second one is frequency adaptive (its operators use variable-length delays). The knowledge of the grid frequency, which is required for adjusting the length of delays of the second chain, is provided by the first SRF-PLL. And the outputs of the second SRF-PLL are considered as the estimated grid voltage parameters.
C. Advanced Case: Generalized Delayed Signal Cancellation PLL (GDSC-PLL) 1) Description and Modeling:
In [21] , modeling an SRF-PLL with a chain of nonadaptive αβDSC operators (i.e., operators with fixed-length delays) in its input was shown. And in Section III-B1, modeling an SRF-PLL with a chain of adaptive αβDSC operators (i.e., operators with variable-length delays) was demonstrated. Based on these models, developing a model as shown in Fig. 8(b) for the GDSC-PLL is quite straightforward. By applying the block diagram algebra to Fig. 8(b) , it can be rearranged as shown in Fig. 8(c) , in which the transfer function H(s) is as expressed in (25).
2) Tuning and Stability Analysis: Using Fig. 8(c) , the closed-loop transfer function of the GDSC-PLL can be 
As highlighted in (33), the product of the delay-dependent terms can be approximated in the low-frequency range by 1/[(31T /64)s + 1]. Considering this approximation, two polezero cancellations can be arranged by choosing k p /k i = τ 2 = 31T /64. And with this selection, (33) can be simplified as
To avoid an oscillatory dynamic response, 5 ζ = 1 is chosen. Considering this selection and the ratio of k p and k i , which is k p /k i = 31T /64, the natural frequency ω n can be calculated as ω n = 2ζ (k p /k i ) = 128 31T = 206.45 rad/s. Now, all control parameters can be calculated as follows:
Regarding the small-signal stability analysis of the GDSC-PLL, it is clear from the closed-loop transfer function (32) that all roots of the characteristic polynomial are in the left half plane, and therefore, the PLL is stable if the control parameters have positive values.
3) Model Accuracy Assessment: The objective of this section is evaluating the accuracy of the small-signal model developed for the GDSC-PLL. Fig. 8(c) , which is mathematically equivalent to Fig. 8(b) , is regarded as the original model of GDSC-PLL, and replacing H(s) in this model by its first-order approximation, i.e., (36), results in its reduced-order model. This model accuracy evaluation is conducted under the same condition described in Section III-B3. Fig. 9 illustrates the results of this assessment. As shown, the original and reduced-order Fig. 8(c) . The difference is that, in the reduced-order model, H (s) is replaced by its first-order approximation, i.e., (36). models, which demonstrate almost identical results, represent a high accuracy in predicting the GDSC-PLL dynamics.
D. Performance Evaluation
In this section, a performance comparison between the CDSC-PLL [see Fig. 6(a) ] and GDSC-PLL [see Fig. 8(a) ] is performed. This study is conducted using a dSPACE 1006 platform. For the sake of convenience, the PLLs input signals are generated inside the dSPACE. The control parameters of the CDSC-PLL and GDSC-PLL can be found in (30) and (35), respectively. The sampling and nominal grid frequencies are 8 kHz and 50 Hz, respectively. The variable-length delays in both the CDSC-PLL and GDSC-PLL are realized using a linear interpolation technique.
The following tests are considered. Fig. 10(a) . Both PLLs demonstrate a close dynamic behavior. The phase and frequency settling times in both PLLs are around two cycles of the nominal frequency and the amplitude settling time is around one cycle. Fig. 10 (b) and 10(c) demonstrates the performance of PLLs in response to tests 2 and 3, respectively. Again, it can be observed that both PLLs represent a close performance and effectively reject the grid voltage harmonics, imbalance, and dc offset.
In summary, there is no large performance difference between the CDSC-PLL and GDSC-PLL. The CDSC-PLL, however, demands a much lower computational effort than the GDSC-PLL. Notice that the CDSC-PLL consists of an SRF-PLL and a chain of five αβDSC operators, but the GDSC-PLL structure requires two SRF-PLLs and two chains of operators. Considering this fact, the CDSC-PLL [see Fig. 6(a) ] is a better option than the GDSC-PLL [see Fig. 8(a) ].
IV. CONCLUSION
A research on variable-length delay-based PLLs was conducted in this paper. The focus was first on a single-phase PLL with a variable-length transfer delay-based quadrature signal generator (briefly called the VLTD-PLL). A small-signal model for this PLL was derived, which makes its tuning procedure and dynamics assessment straightforward. A performance comparison between this PLL and an advanced fixed-length transfer delay-based PLL, referred to as the ATD-PLL, was then conducted. It was proved theoretically and experimentally that the VLTD-PLL and ATD-PLL are equivalent. Considering this equivalence and the more straightforward implementation of the ATD-PLL (which is because of using a fixed-length delay), it can be concluded that the ATD-PLL is a better option than the VLTD-PLL. The research was then focused on threephase PLLs with adaptive αβDSC operators-based prefilters. Two well-known configurations of such PLLs, known to as the CDSC-PLL and GDSC-PLL, were considered and their smallsignal modeling, tuning, and stability analysis were conducted. Finally, a performance comparison between them was carried out. It was shown that there is no considerable performance difference between these PLLs. Considering this fact and the lower computational burden of the CDSC-PLL, it can be concluded that the CDSC-PLL is a better option than the GDSC-PLL.
APPENDIX A MODEL ORDER REDUCTION
The solid line in Fig. 11 illustrates the frequency response of the transfer function H(s) [see (25)]. It can be observed that it has a behavior like a first-order LPF with a nonunity dc gain in the low-frequency range. Therefore, we should be able to approximate its low-frequency dynamics with such an LPF. The following equation describes this LPF in a general form, in which k dc and τ r are its dc gain and time constant, respectively. H r (s) = k dc τ r s + 1 .
In what follows, the procedure of finding the values of k dc and τ r is described.
Replacing the exponential terms in (25) (38) The second-and higher order terms in the numerator and denominator of the aforementioned equation have very small coefficients, and therefore, barely affect the low-frequency dynamics. Consequently, they are neglected, which results in 
The dc gain of (36) and (39) should be equal. It is corresponding to k dc = 31T /64. The transfer functions (36) and (39) should also have a close phase-frequency response in the low-frequency range. Using (40) and (41), which describe the phase-frequency response of these transfer functions, it can be concluded that τ r should be equal to 10T /64. 
The dashed line in Fig. 11 illustrates the frequency response of (36) with k dc = 31T /64 and τ r = 10T /64. It can be observed that (25) and (36) have a close frequency response in the lowfrequency range.
